Abstract -Many optical packet switch (OPS) architectures are proposed and demonstrated. In the design of these architectures, most of the attention is paid on the network layer parameters like high through put (low packet loss probability) and low latency, etc. and to achieve these goals. The structure of the architectures becomes very complex. In real scenarios, these architectures may not work efficiently because of physical layer constraints. Hence, cross layer optimization needs to be considered. This paper addresses the major physical layer constraints, and it has been found that the optical packet switch architecture can work efficiently within the bounded regimes which can be called as an operation window.
I. Introduction
The important functionalities of photonic packet switching [1] are packet synchronization, clock recovery, packet routing, control, contention resolution and packet header replacement. In OPS, buffering is required when more packets arrive for the same destination than there are output ports available leading to that destination. One of the contending packets will be directed to the output port that will lead the packet towards destination, and rests of them have to be stored in random access memory (RAM). True all-optical RAM for photonic packet switching is still very challenging [2] , and current proposed OPS switch architectures and proof-of-concept implementations still rely on fiber delay lines (FDL). To realize the buffering using FDL, some additional co mponents are also required and thus give rise to the birth of many optical packet switch architectures. The overviews of some of the existing optical packet switch architectures are well described in [1] . In broad sense, optical packet switch architecture can be classified into three categories:
1. Wavelength routed photonic packet switch, [3] - [6] .
2. Broad-cast and select type switch, [7] - [14] .
3. (AWG)/Space switch based packet switch [15] - [21] .
Overall, the design of the optical packet sw itch architecture is a comp lex problem and in most of the architectures, one problem is suppressed at the expense of other. In few architectures, physical layer problems have been mit igated with a co mplex control structure. Generally the perfo rmance of the switches is measured in terms of packet loss probability and average delay; these parameters can only provide behavior of the switch at the network layer. But parameters related to physical layer have not been discussed, wh ich also plays an important role in the performance of the switch architectures. In this paper, impact of physical layer parameters is investigated on the switch and operation window is derived in wh ich switch can work effectively. We have also shown the effect of physical layer impairments on the packet loss probability. The concept of the operation window is elaborated by considering two mult i-wavelength optical packet switch architectures. The list of all the parameters considered in this paper is presented in Table 3 .
The paper is organized as follows. In section II, The Major Physical Layer Constraints with Operating Window is discussed. Design parameters, design Constraints and motivation are discussed in section III of the paper. Section IV concludes the paper.
T able 1: Critical At tributes and their Effect

Attribute Effect Reference
Attenuation Scaling become Critical [22] Dispersion Bit Rate gets limited [22] ASE Noise Number of re-circulation gets reduced [22] FWM Number of re-circulation gets reduced [22] T able 2: Performance Evaluation under Various Attributes
Performance Measure Re fer -e nce Loss, power, noise and BER analysis [22] Affect of FWM [22] Placement of Regenerators [25] Packet Loss Probability (Without Re-circulation Limits) [26] Packet Loss Probability (With Re-circulation Limits) [27] Packet Loss Probability (In presence of Regeneration) [12] Copyright 
II. The Major Physical Layer Constraints with Operating Window
In past many loop buffer based architectures have been proposed and demonstrated, and comparative study of some of the loop buffer based architectures is performed in [14] and it was found that the architecture (A1) shown in Figure 1 , perfo rms better than other compared arch itectures in terms of packet loss probability and other functionalities (control po ints, buffer usage, loss analysis). Here, in this paper we have celebrated the concept of operation window by considering architecture A1.
Operation Window
In optical packet switched system, the various attributes like attenuation, dispersion, bit-rate, buffering capacity are interdependent. Hence, the overall design of OPS architecture is very comp lex and proper design guidelines cannot be fixed easily. Here, we have made an attempt to provide fundamental guidelines in terms of `operation window'. The size of the operation window of the optical co mmunication depends on large number of attributes (nearly countless) and most important one are shown in Figure 2 . These constraints push the switch operation in narro w region. The operation window start to shrink as any one of the above mentioned effects starts to dominate. For example, as the number of input channels increases () N the total power propagating through the fiber ) is evaluated using [17] .
Here, c is the speed of light, n b is number of bits stored in the fiber loop, n is the refractive index and R B is the bit rate. Figure 3 , shows the operating window of the OPS architectures which is divided into five separate regions. The lines drawn (on logarith mic scale) in Figure 3 , are not to scale; they only represent the boundary of different regimes. 
Region-1
The region-1 of the figure shows the practical size limitat ions due to the minimu m length constraints of the loop that cannot be less than the summation of head and tail fiber length of the devices used to create buffer i.e.,
Here, "h" and "t " represent the head and tail fiber lengths of the devices, while assuming "z" devices in the buffer. If EDFA is used then min imu m length of the buffer will be given by given bit rate the minimu m length of the loop decide the minimu m possible storage. Moreover, min imu m buffer length is also depends on the number of packets that need to be stored in the buffer using WDM technique.
T able 4: Length of the EDFA to provide the sufficient gain [17] Buffer Capacity (B) Gain (G) Length of EDFA Table 4 ) and in -turn increases loop length. Therefore, in case of fixed length packets comparatively smaller bit-rate can be supported.
Region-3
In most of the OPS arch itectures, each packet placed inside the buffer need to be controlled separately and for this separation, generally demu x are used. In architecture A1, each port of the demu x allows only one wavelength to pass through it. Hence, apparently the size of the buffer demu x (1 ) B  decides the number of buffer wavelengths that can be accommodated in the buffer 1 ( .... ).
B 
hence, in the buffer single wavelength corresponds to single packet storage. Therefore, as the number of buffer wavelengths increases, loss of the loop increases. The loss of the loop is co mpensate by EDFA to restore signal level and increases the maximu m nu mber of allowed recirculat ions. But the allowed re-circulat ions cannot be arbitrarily large as it is now limited by the ASE noise of the amplifier. Hence, effectively as the buffer space (decided by the port of the demu x, hence B) increases, maximu m number of allo wed re -circulations (K) decreases. Here, a relat ion between B and K is obtained. In the optical co mmun ication, for Intensity modulated/Direct detection (IM/DD) system, under Gaussian noise approximation the expression for BER is given by [26] .
(1) (0) (1) (0)
Where, Q(x) is error function which denote the probability that a zero mean unit variance Gaussian random variable exceeds the value x. Thus, In loop buffer based architecture, the dominant noise is sig-ASE beat noise [17] hence the expression can be written as, In the loop buffer, the condition AG = 1, maximize the allowed re-circulations of the packet [17] . Thus, The bandwidth and bit rate of a dig ital signal are related but not equivalent. The relation between the t wo depends on the type of modulat ion scheme. The ratio of bit rate to the available bandwidth is referred to as the spectral efficiency. However, under an approximation for IM/DD system the eR BB and at a constant input power and for a part icular wavelength the term at the right hand side of the equation becomes a constant i.e.,
For larger gain,
The gain of the amplifier p laced in the buffer, is also depends on the buffer size, because buffer size depends on the size of co mponents used to realize the buffer structure and thus gain (G) of the amplifier needs to be changed to maintain the condition AG = 1. Hence, 
Hence, K and B holds inverse relation. Thus, in the buffer once the condition B=NK is achieved then there will be no advantage of increasing the buffer space beyond B say .
opt B
As the additional buffer space opt B NK  will remain effectively unused. The maximu m nu mber of allo wed circulat ions can be increased by raising the power level of the signals, but at higher power levels, non-linear effects adversely affect the re-circulation count. Hence, selection of switch size (N) and buffering capacity (B) is not straight forward and, the buffering conditions (B, K ) should be selected in such a way that minimu m packet loss probability can be achieved as B and K are inversely related. Using, K = B/N the above expression can be written as,
One should note that as bit rate increases, thus the const cause"s reduction of B. This explains the line separating region 2 and region 3.
Region-4
Region -4 of the figure is dispersion limited region. The maximu m b it rate is limited by the dispersion and in the mathematical fro m for IM/DD system can be written as [27] . 
Region-5
Region-5 of the figure is both dispersion and loss limited.
Region-2
The Reg ion-2 of the Figure is allowed region which decide the size of the operating window. Therefore, switch architecture must be design in such a way that the operating conditions remain within the region 2.
III. Design Parameters and Motivati on
Design Constraints
Finally the boundaries equation for the d ifferent zones can be summarized as,
The above equation state that the length of the loop cannot be less than certain minimu m length, and depends on the length of the EDFA that can provide sufficient gain.
Zone 2-3 boundary
N Const  (20) This equation state that the scaling of the buffer is not straight forward, and there is a limit on the maximu m possible buffering space at a given bit rate. These equations define the constraints due to the dispersion on the buffering capacity.
Motivati on
The above equations define the fundamental guidelines for the design of loop buffer based optical packet switch arch itectures. The above equations are proof-of-concept that OPS arch itectures cannot be scaled arbitrarily. Overall, buffer hard ware size is not easily scalable due to the physical layer constraints. These constraints motivate us to design OPS architectures in such a way that within limited hardware space a large nu mber of packets can be stored. One of the possible solution is that the different port of devices used in the buffer, must be capable of handling more than one wavelengths or in other words ports of the device are insensitive to the wavelengths.
IV. Conclusions
In this paper, various major physical layer constraints (attenuation, dispersion, ASE noise and minimu m length) are discussed, which may affect the performance of the fiber optical packet switch architectures, and it is shown that architectures can perform better in the bounded region only. And it is clearly exp lained that the multi-wavelength OPS architecture where the large nu mber o f packets (NB) can store and efficiently within the bounded region only.
